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1. INTRODUCTION
1.1. BACKGROUND
The charge pump is a dc-dc converting circuit used to obtaina dc voltage
higher or lower than the supply voltage or opposite in polarity to the supply voltage.
Charge pump circuits use capacitors as energy storage devices.The capacitors
are switched in such a way that the desired voltage conversion occurs.Charge
pumps are useful in many different types of circuits, including low-voltage circuits,
dynamic random access memory circuits, switched-capacitor circuits, EEPROM's
and transceivers.
This thesis discusses the important issues that need to be considered in the
design of on-chip charge pump circuits. One important issue is the output voltage
ripple. For most applications, a low output ripple is desired. If the output ripple
is too large, the performance of the circuit that the chargepump is powering is
degraded.Another important consideration is power efficiency.Charge pumps
with very low power efficiency waste too much power to be desirable for portable
applications. Another issue is area efficiency. It is desirable to minimize the chiparea
taken up by the charge pump circuit because smaller chipareas are less expensive
to fabricate.
The goal of this research was to develop techniques touse less chip area to
achieve the same output ripple as existing charge pump circuits. Power efficiency
issues and design tradeoffs are also discussed.For low-noise applications, a very low output ripple is desirable to achieve
good performance. This thesis describes an existing charge pump circuit that im-
proves the area efficiency of a conventional charge pump, and introduces a new
charge pump circuit that further improves the area efficiency.This new charge
pump circuit provides a very low output ripple with a smaller amount of capaci-
tance than existing charge pumps, at the cost of a reduced output voltage and a
small amount of additional power loss.
1.2. LITERATURE REVIEW
The first widely used voltage boosting circuit was the Cockcroft-Walton volt-
age multiplier [1]. This circuit, shown in Figure 1.1, uses diodes and serially con-
nected capacitors and can boost to several times the supply voltage. The Cockcroft-
Walton charge pump provides efficient multiplication only if the coupling capacitors
are much larger than the stray capacitance in the circuit, making it undesirable for
use in integrated circuits.
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FIGURE 1.1. 5-stage Cockcroft-Walton charge pump [1].
In [2], the Dickson charge pump circuit is presented as an improvement of
Cockcroft-Walton circuit. In the Cockcroft-Walton charge pump circuit, the cou-
pling capacitors are connected in series. This results in a higher output impedance
as the number of stages increases. In the Dickson charge pump circuit, shown in3
Figure 1.2, the coupling capacitors are connected in parallel and must be ableto
withstand the full output voltage. This results in a lower output impedanceas the
number of stages increases. Both circuits require the same number of diodes and
capacitors and can be shown to be equivalent. The drawback of the Dickson charge
pump circuit is that the boosting ratio is degraded by the threshold drops across
the diodes. The body effect makes this problem evenworse at higher voltages.
t1
TTIbdTIi _U _U _U _U _U
FIGURE 1.2. 5-stage Dickson charge pump [2].
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Because of its importance in EEPROM circuits and other applications,some
work has been done to describe in detail the operation of the Dickson chargepump
circuit. In [3], a new model describing the operation of the Dickson chargepump
circuit is presented where the diodes are implemented by MOS transistors. This
model includes some deviations from the simple model proposed by Dickson. In [4],
a dynamic analysis of the Dickson charge pump with an arbitrary number of stages
is presented.
Charge pump circuits are commonly used in DRAM circuits to boost the
word line signal to around 1.5 or 1.75 times the supply voltage. In [5],a feedback
charge pump circuit that uses cross-coupled NMOS switchesare used to achieve a
high boost ratio for a low-voltage DRAM word-line driver. This circuit, shown in
Figure 1.3, uses two capacitors that are switched in sucha way that during everyclock cycle, one capacitor is charged to the supply voltage and the other capacitor
is boosted to twice the supply voltage by the clock. The two capacitors reverse
roles every clock cycle, causing the voltage at the output to be a square wave that
switches betweenVddand2Vdd.Two of these cross-coupled NMOS pairs are used
along with another type of charge pump and an inverter to make up the complete
boosted voltage generator. An earlier circuit that switches between two networks of
capacitors is described in [6] as an "inductance-less dc-dc converter." A lot of work
has been done in recent years involving charge pumps for use in DRAM circuits.
In [7], a high-efficiency word-line driver for a DRAM is presented. In [8], a charge
pump circuit that provides a negative substrate bias for a DRAM is presented.
"out
FIGURE 1.3. Cross-coupled NMOS switches from [5].
In [9], the cross-coupled NMOS charge pump introduced in [5] is used to
improve the speed of a pipeline A/D converter by boosting the clock drive in order
to reduce the on-resistance of transmission gates in the pipeline. This work also
utilizes a bias voltage generator to bias the n-well to twice the supply voltage,
preventing latchup from occuring during the initial startup transient.
Charge pumps are also widely used in the program circuits and word line
drivers in an EEPROM. In [10], a circuit similar to the Dickson charge pump is usedin the program circuit of a flash EEPROM. In [11], a charge pump that uses four
clock phases to create a negative high-voltage for the word line driver of an EEPROM
is presented. A merged charge pump is presented in [12] that uses cascaded 2-
capacitor voltage doublers to provide the read and write voltages for a flash memory.
The Dickson charge pump is combined with a voltage doubler to drive a bandgap
generator in a flash memory in [13]. In [14], the Dickson charge pump is implemented
using diode-connected p-channel transistors in floating wells to eliminate the body
effect. In [15], a charge pump for use in low-voltage EEPROM's is presented. This
circuit is similar to the Dickson charge pump, but it uses a bootstrapped clock
generator to eliminate the threshold drops across the pass transistors.
A different method for eliminating the threshold drops in the Dickson charge
pump is presented in [16]. This circuit, shown in Figure 1.4, uses charge transfer
switches in addition to the diode-connected transistors to eliminate the threshold
drop.
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FIGURE 1.4. A method for eliminating the threshold drops across the pass tran-
sistors of a Dickson charge pump from [16] (4 stages).
The drawback of this circuit is that the charge transfer switches cannot be
completely turned off, leading to a reverse charge sharing phenomenon which reducesthe voltage pumping gain. An improved design, which eliminates this problem by
adding pass transistors to the previous circuit, is presented in [17].This charge
pump was designed for use in low-voltage circuits and is shown in Figure 1.5.
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FIGURE 1.5. An improved method for eliminating the threshold drops across the
pass transistors of a Dickson charge pump from [17] (4 stages).
Charge pump voltage boosters are also used in transceivers. A charge pump
designed for an RS-232 transmitter/receiver is presented in [18].
Some work has been done recently on improving the power efficiency of charge
pump circuits. In [19], the power efficiency of a voltage doubling circuit is discussed.
A dual charge pump circuit that uses a frequency converter to vary the clock fre-
quency according to the loading is presented. The power efficiency of a conventional
2-capacitor charge pump similar to the one presented in [5] is derived in [20]. Various
methods for avoiding latchup during the initial startup transient are also described,
and a low-voltage version of this charge pump is presented that uses a level-shifted
clock to reduce the on resistance of the p-channel switches.7
Some work has been done to reduce the output ripple of a high-voltage charge
pump. In [21], the output voltage ripple of a charge pump circuit was reduced by
driving the pump capacitors with a voltage-controlled current source, rather than a
square-wave voltage source.
In [22], the single cascode charge pump is introduced. This charge pump
has an improved area efficiency and is used in a high-performance rail-to-rail input
audio amplifier. The area-efficient charge pump was used to bias the differential
input pair to about 1V above the supply voltage. This was done so that only one
p-channel input pair was needed to achieve a rail-to-rail input range.Previous
rail-to-rail designs used an n-channel input pair and a p-channel input pair, which
introduces a signal-dependent offset voltage leading to harmonic distortion. Using
this new design, the authors were able to achieve -90 dB total harmonic distortion.
The double cascode charge pump introduced in Chapter 2 is a modification of this
circuit which further improves the area efficiency.[]
2. AREA EFFICIENCY IMPROVEMENT OF CMOS CHARGE
PUMP CIRCUITS
2.1. INTRODUCTION
The charge pump [1] is a dc-dc converting circuit used to obtain a dc voltage
higher or lower than the supply voltage, or opposite in polarity to the supply voltage.
Charge pumps are widely used in EEPROM's [3], [10]- [15], low-voltage circuits [5],
dynamic random access memory circuits [5], [7]- [8], switched-capacitor circuits [9]
and transceivers [18].
Three important issues of on-chip charge pump circuits are output voltage
ripple, power efficiency and area efficiency.For most applications, a low output
ripple is desired. Large output ripple degrades the performance of the circuit that
the charge pump is powering. Charge pumps with very low power efficiency cancel
the benefit of scaling the supply voltage down and are not desirable for portable
applications. Area efficiency is desirable for many applications because smaller chip
areas are less expensive to fabricate.
For low-noise applications, a very low output ripple is desirable to achieve
good performance. This chapter introduces a new charge pump circuit that provides
very low output ripple with a smaller amount of capacitance than existing charge
pumps, at the cost of a reduced output voltage and a small amount of additional
power loss.
In this chapter, the basic operation of three types of charge pumps will be
described. The design considerations and tradeoffs involved in charge pump design
will be included. Comparisons between the three charge pumps with regard to area
efficiency, power efficiency and output voltage ripple will be discussed.In section 2.2, the conventional 2-capacitor charge pump will be described
and analyzed. In section 2.3, an existing charge pump that uses a buffer transistor to
improve the area efficiency will be discussed. In section 2.4, a proposed new charge
pump that uses two cascoded buffer transistors to further improve the area efficiency
will be described. In section 2.5, the simulation results of an implementation for a
0.35-micron CMOS process will be discussed.
2.2. CONVENTIONAL CHARGE PUMP
A conventional 2-capacitor charge pump that uses cross-coupled NMOS tran-
sistors [5] is shown in Figure 2.1. For simplicity, the body connections are not shown
in the figure. The n-channel switches have thier body connections grounded. The
p-channel switches are all in the same n-well, which is connected to theV11node.
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FIGURE 2.1. Conventional 2-capacitor charge pump.
This circuit uses two clock phases and operates as follows: during 2,switches
M1andM4are turned on and capacitorCais charged toVdd.During q5, switches
M2andM3are turned on and capacitor Cb is charged toVdd.Capacitor Ca, which
was charged toVddduring the previous clock phase, is now connected betweenVdd
and the load, lifting the voltage at the load to 2Vdd.During every clock cycle,10
one capacitor is being charged toVddand the other capacitor is providing the load
current.
SwitchesM5andM6are operated in the same manner asM3and M4, and
are used to boost the voltage of the n-well to2Vdd.This ensures that the n-well-
to-substrate pn junction is always reverse biased, preventing latchup from occuring
during the initial startup transient. The well voltage is stored by parasitic capaci-
tance from the nodeVweji to ground. Because the parasitic capacitance from node
Vweiito ground is much smaller than C, the well charges to2Vddbefore the output.
This way of avoiding latchup is discussed in[20].
2.2.1. Non-filtering Case
If there is no load current, the output voltage will remain at 2Vdd. If there
is a significant load current and no output capacitor (C = 0), the voltage at the
output will ramp down with a slope offor half of a clock period before it is
boosted to2Vddagain. Figure2.2shows the output of a conventional charge pump
in this situation.
The peak-to-peak voltage ripple at the output, can be calculated as
10
(2.1)
2fcik Ca
wherefolkis the clock frequency.
If there is an output capacitor, which is the usual case when a significant
current must be provided, the slope of the output is reduced toCa±Czdue to the
added capacitance at the output node. This reduces the ripple by the same amount.
The ripple can now be calculated to be2
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FIGURE 2.2. Output of conventional chargëpump.
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2fclk(Ca + C)
(2.2)
The output waveform of such a charge pump is shown in Figure2.3.Notice
that the maximum output voltage is not 2Vdd. That is the case because the minimum
output voltage, V,, is determined only by the size of Ca and the load current10,
and can be derived as
'0
= 2Vdd (2.3)
2fclk Ca
The charge lost due to the output current during each clock phase is equal
to
-5--.This charge must be provided by Ca because the average charge provided
by C during the clock phase must be equal to zero in steady-state operation. The
lost charge accounts for the voltage drop of
''
2f1k Ca12
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FIGURE 2.3. Output of conventional charge pump with output capacitor.
The addition of C, reduces the ripple by lowering the maximum output
voltage. The top of the ramp is reduced due to charge sharing between Caand C.
A more detailed derivation of this result is included in Appendix A.
A drawback of this circuit is that in order to achieve a very small output
ripple, a large amount of capacitance is required. For example, in order to drive a
load current of 50 pA with a clock frequency of 10 MHz and a desired output ripple
of 5 mV, more than 500 pF of capacitance is required. Most of the chip area of a
charge pump is due to the capacitor area, so the area efficiency of a charge pump
can be significantly improved by reducing the total capacitance needed to achieve a
desired output ripple.13
Power efficiency is an important consideration in charge pump design. The
efficiency is defined as the power delivered to the load divided by the total dissipated
power. An important source of power loss in a charge pump is the dynamic power
loss due to the charging and discharging of the bottom-plate parasitics of the pump
capacitors(Caand Cb in the previous example). These parasitics are charged to
Vdd every clock cycle. Top-plate parasitics are generally negligible compared to the
bottom-plate parasitics. For the conventional 2-capacitor charge pump shown in
Figure 2.1, neglecting the resistance of the switches, and assuming that <<
V0,,and V0V1, the efficiency can be derived as
Iovw
2I Vdd + 2fclkC V2
(2.4)
add
where p is the ratio of stray capacitance to desired capacitance (C= pCa)
and is determined by the type of capacitors used. For double poiy capacitors, this
value is usually between 10 and 20 percent. Thin oxide MOS capacitors provide
5-15% stray capacitance, with a higher capacitance per unit area than double poiy
capacitors. For poly-metal capacitors, p can be as much as 20-50%. The efficiency
formula is derived in more detail in Appendix B. A good derivation of an equivalent
expression for the power efficiency can be found in [20] as
1
17 (2.5)
1 +pCafczk
L+RS)2+2Ca f1k 2RL
whereRL =
Land R
1
2fclkCa
The power efficiency maximum is reached for
RL=RS/III. (2.6)
Substituting forRLandR,the maximum efficiency is reached for
10
Ca
4flkVdd(i+ . (2.7)14
This is the value forCawhere the power efficiency is maximum. Unfortu-
nately, the minimum output voltage, V, provided by this value forCamay not
be at the desired level. Usually V(may be given as the average output voltage if
the ripple is small) and I are given as design constraints, therefore fixing the size
ofCaby (2.3), and the efficiency by (2.4).
Figure 2.4 shows the relationship between efficiency and ripple for a fixed
total capacitance(Ctotai=2Ca+ Ci). The top left part of the curve represents the
condition where there is no output capacitor andCais equal to half of the total
capacitance. Moving down the curve, C becomes larger at the expense ofCawhile
keeping the total capacitance constant. Because the ripple is inversely proportional
toCa+ C, the ripple decreases asCagets smaller and C gets larger. The efficiency
improves as well until the maximum efficiency is achieved and the efficiency falls off
sharply. This occurs because asCabecomes smaller, the degradation in efficiency
due to the bottom-plate parasitics decreases, but the average output voltage also
decreases, leading to a lower power delivered to the load.The efficiency drops
sharply whenCais small enough that the power delivered to the load decreases more
rapidly than the bottom-plate losses. For a charge pump used in this configuration,
Cashould be only large enough to provide the desired output voltage at the load as
given by (2.3). If there is no constraint on the output voltage,Cashould be sized
for maximum power efficiency according to (2.7). C should be as large as needed
to achieve the desired ripple.
2.2.2. Filtering Case
One way to reduce the capacitance needed to achieve a given output voltage
ripple is to use the on-resistance of transistorM3and capacitor C as a lowpass filter.140
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FIGURE 2.4. Efficiency vs. ripple for a conventional charge pump with no filtering
(I1OO ptA, CtotailOO pF).
This can be achieved by making transistorsM3andM4narrow enough to provide
enough resistance to bring the corner frequency of the RC branch below twice the
clock frequency. Unfortunately, this also lowers the average output voltage due to
the voltage drop across the switch, but for low current and high clock frequency
applications the drop in output voltage may be small.
The ripple at nodesVaandVbin Figure 2.1 is a ramp with a fundamental of
twice the clock frequency. The FFT of this waveform, shown in Figure 2.5, has a
1/f shape, with frequency components at all harmonics of (2f1k). The fundamental
is the largest component and each harmonic above the fundamental has a smaller
magnitude than the previous one.0.35
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FIGURE2.5.FFT of a ramp waveform with a peak-to-peak amplitude of 1.
The corner frequency of the RC filter is equal to
2r
1
.If this corner
on(M3) x
frequency is less than twice the clock frequency, then an approximation for the ripple
at the output,LV0can be found by assuming, for simplicity, that the ripple at
nodesVaandVbin Figure2.1is a sinusoid of frequency2fclkand amplitude
2fCa
If this were the case, the output ripple would be calculated as
zV0= 2
. (2.8)
8ir fdk Ton(M3) Ca Cx
The higher frequency terms are attenuated more by the filtering, causing the
actual ripple to be less than this single frequency approximation. Simulation has
shown that the ripple should be about 0.83 times the single frequency approximation
when the ramp waveform is filtered once.If the ramp waveform is filtered twice,
this constant is about 0.69. If the ramp waveform is filtered many times, so that17
only the fundamental is left, this constant becomes .This is shown in more detail
in Appendix C. Thus, for this charge pump, the approximate output ripple can be
described as
0. 83I =
8irfclk r0(M3) Ca C
(2.9)
Figure 2.6 shows the relationship between efficiency and ripple for a fixed
total capacitance when filtering is used.Notice that the ripple is now inversely
proportional to the product of Ca and C, not the sum.It can be shown that
for a given total capacitance, the condition for minimum output ripple is when
2Ca=C. This is derived in detail in Appendix D. The shape of the curve in
Figure 2.6 is similar to the non-filtering case, but the ripple reaches a minimum
level and starts to increase before the efficiency falls off. Now there is a design
tradeoff between ripple and efficiency. For this type of charge pump, C should be
2Ca for increased efficiency with a small amount of increase in ripple.
2.3.SINGLE CASCODE CHARGE PUMP
A charge pump circuit that greatly reduces the total capacitance needed to
achieve a given output voltage ripple is reported by Duisters and Dijkmans in [22].
A similar circuit is shown in Figure 2.7 as a simplified schematic. The capacitors
shown with boxes around them symbolize conventional 2-capacitor charge pumps of
the type described in the previous section. This circuit uses a buffer transistor and
the on resistance of the switch connecting Charge Pump 2 to the drain of Mbf to
provide additional lowpass filtering of the ripple.
Charge pump 1 provides the gate voltage for the buffer transistor Mbf.
Because there is no dc current through the gate of Mbf, the charge pump capac-120
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FIGURE 2.6. Efficiency vs. ripple for a conventional charge pump with filtering
(I1OO [LA,CtotailOO pF).
itors need only be large enough to overcome the leakage from the parasitic gate
capacitance of the switches and provide around2Vddat the gate of Charge
sharing between the charge pump capacitors and the parasitic gate capacitance of
the switches reduces the output voltage, but this can be neglected if the switches are
small. Charge pump 1 also provides the n-well bias voltage for all of the p-channel
switches. Charge pump 2 provides the load current.
Using the small-signal model, an equivalent circuit for approximating the
ripple is derived in Appendix E. This equivalent circuit is shown in Figure2.8.The
on-resistance ofM3and capacitor C act as a lowpass filter. The buffer transistor
acts like a common-gate amplifier, with input and output reversed. A small signal atCharge Pump
's/bias
VOU1
Io(+
Charge Pump
MbUf I
C
FIGURE 2.7. Single cascode charge pump.
Jv\/-ix
ron(M3LL
Ca
II!]
the source is amplified by the intrinsic gain of the buffer transistor, and conversely,
a signal entering the drain is attenuated by the same amount. The impedance seen
looking into the drain ofMbf is
Co
.This adds another lowpass
9m(M&f) o(Mbf)
filter branch to the equivalent circuit. The attenuation by the intrinsic gain of the
buffer transistor can be moved to node V because it is a constant in the transfer
function derived in Appendix C. The equivalent circuit has been drawn in this way
to make it clear that there can be loading of the first RC branch by the second RC
branch.
I
1
vx
9m(MbUf) rO(M)
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FIGURE 2.8. Small-signal equivalent circuit of single cascode charge pump.20
The corner frequency of the first RC branch, ignoring the loading of the
second RC branch, is .The corner frequency of the second branch is
2ir r0(M3) G
9m(Mbj)
2ir C,
2.3.1. Non-filterimg Case
If C and C0are small enough that both of the corner frequencies are greater
than twice the clock frequency, then no filtering occurs, and the ripple at the drain
of Mbf will be as given by (2.2). The ripple at the output, is
2fclk(Ca+C,,)
reduced by the intrinsic gain of the buffer transistor and can be shown to be
Lwout =
'0
2fclk gm(Mbf) To(Mbf)(Ca + C)
(2.10)
Figure 2.9 shows the output of a charge pump used in this way. The upper
plot shows the waveforms at the drain of M,1 and at the output. The lower plot
is a zoomed-in view of the output ripple waveform. The output ripple has the same
sawtooth shape as the ripple at the drain of Mbf, only it is much smaller. The
two waveforms are the same shape because the attenuation is achieved only by the
buffer transistor, not by filtering. This circuit trades some headroom loss for greatly
reduced output ripple.
It is important that the voltage at the drain of Mif not drop more thanVT
below the voltage at the gate in order to keep Mbf in saturation. This means that
10
2fclkCO+10 r0(M3) < VT.Thus,
'0 Ca > Camin = (2.11)
lo r(M3))
If this condition is violated, Mbf becomes biased in the triode region and
the output resistance of Mbf falls off sharply, causing the circuit to be much less
effective. A similar constraint for Ton(M3) may be derived for fixed Ca.21
;:: '2
l)
2.5
2
2.32
2.318
0
2.3 16
10 1O.05u 1O.lu 10.15u
1O.2u
Time(un)(TIME)
1O.05u10.lu 1O.15u lOu 1O.2u
Time(un)(TIME)
FIGURE 2.9. Output of single cascode charge pump with no filtering (small C
and C0).
The relationship between output ripple and efficiency for a fixed total capac-
itance is shown in Figure 2.10. The left end of the curve is the condition where Cais
equal to half of the total capacitance, and C1,andC0are equal to zero. IfC0is not
large enough to provide any filtering, putting capacitance there does not help, so
C0should only be large enough to filter out glitches coming from Charge Pump 1.
Moving to the right on the curve in Figure 2.10, Cagets smaller and C gets larger,22
similar to the conventional charge pump (C0= 0). AsCadecreases, the efficiency
increases due to smaller bottom-plate parasitics and the ripple decreases until Ca
gets too small and M1 goes into the triode region. For a charge pump operating in
this fashion, Cashould be large enough to keepMbfin saturation, and C should
be large enough to achieve the desired output ripple.
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FIGURE 2.10. Efficiency vs. ripple for a single cascode charge pump with no
filtering (I100 [LA,Ctotai3O pF).
2.3.2. Filtering Case
If enough capacitance is added at the drain ofMbfor at the output, the rip-
ple is further reduced due to additional lowpass filtering. The output waveforms of a23
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FIGURE 2.11. Output of single cascode charge pump with filtering (large C and
C0).
single cascode charge pump that uses filtering are shown in Figure 2.11. The wave-
forms shown are the same as those shown in Figure 2.9. Notice that the waveforms
are smoother due to the lowpass filtering, and the output waveform more closely
resembles a sinewave. This is because the higher harmonics of the ramp waveform
have been attenuated much more than the fundamental due to the filtering from C
andC0.Because the impedance of the second RC branch is much larger than the24
impedance of C (see Figure 2.8), assuming that C andC0are of similar size, the
second RC branch does not have much of a loading effect on the first branch, and
we can treat them as two separate single-pole filters.
Assuming the on-resistance ofM3is large, the ripple at node V, can
be found using (2.1) to be
10
2fclk Ca
(2.12)
If the corner frequencies of the RC branches of this filter are all much less
than twice the clock frequency, then an approximation for the ripple at the output,
can be found to be
0.69I = (2.13)
32ir2fkr0(M3)rO(Mbf) CaCC0
The 0.69 constant is due to the additional filtering of the higher harmonics
of the initial ramp waveform (see Appendix C).
The charge pump used to bias the gate of M1 introduces more bottom-plate
losses, which lowers the efficiency. The efficiency for a single cascode charge pump
can be expressed as
lo VrnLt
2I Vdd +2p fclk(Ca+C9)v
' (2.14)
whereV0,is now equal to 2VddVTVeff(Mbf).
The relationship between output ripple and efficiency for a fixed total capac-
itance of the single cascode charge pump shown in Figure 2.7 is shown in Figure
2.12. Noticing that the ripple is inversely proportional to the productCaCCO3
it can be shown that for a given total capacitance(Ctotai=2Ca+ C + C0), the
ripple is minimized when2Ca= C =C0(see Appendix D). On the left end of the
curve,Cais equal to half of the total capacitance and C andC0are equal to zero.25
Moving to the right, Cagets smaller and C and C0remain equal to each other and
get larger.
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FIGURE 2.12. Efficiency vs. ripple for a single cascode charge pump with filtering
(I1OO /LA, CtotailOO pF).
From the minimum ripple point, decreasing Caand increasing C andC0will
improve the efficiency but also increase the ripple. IncreasingCaand decreasing C
and C0has an adverse effect on both efficiency and ripple, so for this charge pump
there is a tradeoff between efficiency and ripple similar to that of the conventional
charge pump when filtering is used. A single cascode charge pump with filtering
should have
a Ca= C = C0
where a> 2.
(2.15)26
From this result,
Ctotai =2Ca +C +Co =2(1 +Ca, (2.16)
where c> 2.
Because the minimum ripple for a given total capacitance is inversely propor-
tional to the product of three capacitors andfClkas shown in (2.13), a 25% increase
in either the clock frequency or the total capacitance will cut the minimum ripple
in half.
2.3.3. Gate Biasing Circuit
Because M1 acts as a source follower to the output of the single cascode
charge pump, it is important that the gate bias voltage be as stable as possible in
order to achieve very low ripple. Although charge pump 1 does not provide any
current, there may be a significant ripple at the gate ofMfcaused by clocking
glitches.
One possible way of ensuring that these glitches are small is to use overlapping
clocks, where both clock phases are "high" for a brief period during the transition
from one cycle to the next.This method is shown in the upper plot of Figure
2.13. The drawback of this type of clocking scheme is that during the time when
both clock phases are "high", the n-channel transistors(M1andM2in Figure 2.1)
are biased in the saturation region, and a significant current flows from nodesVa
and Vb toVdd.This results in unnecessary power loss and also lowers the average
value of the biasing voltage because the pumping capacitors lose charge during this
transition period. This problem can only be helped by using clock phases with very
fast rise and fall times, which require more power to generate and are more difficult27
to design. If the clock phases overlap in such a way that both clock phases are "low"
at the same time, the same problem occurs with the p-channel transistors.
Vdd
FIGURE2.13.Timing diagrams for two possible clocking schemes.
From a power standpoint, the best clocking scheme is to have the two phases
cross somewhere in the middle of the voltage range as shown in the lower plot of
Figure 2.13. This minimizes the wasted power during the transition period, but
also results in large glitches at the gate of M11. The ripple at this node occurs
because whenM3connectsCato the gate ofMbf,the voltage atVahas not yet
reached2Vdd.The ripple at this node can be as much as a few millivolts, which can
significantly increase the ripple at the output node if very low ripple is desired. Of
course, filtering by C0reduces the problem somewhat, but in many cases, it may
not be enough.A circuit which provides a much smaller bias voltage ripple with clock phases
that overlap in the middle of the voltage range is shown in Figure 2.14. The circuit
is similar to the conventional charge pump circuit, with the addition of two switches
and two capacitors. During q, switchesM1, M4andM7are turned on and capacitor
C9is charged toVdd.During ,switchesM2, M3andM6are turned on and capacitor
Ch is charged toVdd.Capacitor C9, which was charged toVddduring the previous
clock phase, is now connected betweenVddand V, lifting the voltage at V to2Vdd.
During the next clock phase(2),CapacitorC9is connected between V and the
gate ofMf,providing a bias voltage of2Vdd.
'I
''1
FIGURE 2.14. Modified conventional charge pump to provide the gate voltage for
Mbf.
The ripple at nodes V, andVhis not easily determined, but depends on
the rise and fall times of the clocks, the on-resistance of switchesM3and M4, and
the size ofCgxandCh.IfC9andChare very small (less than 0.5 pF), the ripple
at l/andVhis on the order of tens of millivolts. This is fairly large, but when
these nodes are switched to the gate ofM1throughM7and M8, the ripple at the
output is very small (less than 0.1 mV). A small capacitor, C1, at the gate ofM1
also helps to reduce the bias voltage ripple.This biasing circuit provides very low ripple, even when clock phases with
very slow rise and fall times are used.
2.3.4. Design Considerations
Assuming enough capacitance is used for filtering to occur, there are several
ways of designing a charge pump of this structure. For example, if the desired ripple
and efficiency are given, the capacitor sizes can be determined using the equations
given in the previous section. If the desired efficiency, clock frequency, output current
and output voltage are known, the size ofCacan be found from (2.14) to be
C' V02IVdd 7]
a2pfjkV7]
Cg, (2.17)
whereC9needs to only be large enough to overcome the parasitics of the
switches in charge pump 1 (1 pF is large enough for most applications). AfterCais
known, the values for C and C0can be determined from (2.13), using the constraint
that C, should be equal to CO3to be
0. 69I
C C0 322 f3r0(M3)rO(MbUf) Ca Vout
(2.18)
For this case where the desired ripple and efficiency are given, there is only
one solution becauseCais determined by the desired efficiency, and C and C0are
determined by the desired output ripple.
For another scenario where the desired ripple and total capacitance are given,
the design can be determined as follows: from (2.15) and (2.16), the product CaCxC0
is equal to o2C which is equal to Combining this result with (2.13), the
output ripple can be expressed as a function of the total capacitance and the variable
a asLxvolAt =
where a> 2.
0.69I (1+a)3
42
fclkT(M3) r a2 o(Mb,f) 'total
30
(2.19)
Rearranging (2.19), the total capacitance can be found in terms of a and
/V0. The result is shown in (2.20).
0.69I (1 + a)3)
(2.20) Ctotai(42fk r(M3)rO(Mbf) VO1Lta2
Solving (2.20) numerically for a gives the distribution of the capacitance
Ctotai needed to achieve the desired output ripple. Ca, C, andC0can then be easily
determined. C QL and C= C0a a 2+2c' 2+2a
It is possible to create a number of different design scenarios with predeter-
mined and undetermined design variables that can be solved by different mathemat-
ical derivations of the basic design equations.
In many cases, only the desired ripple is given, creating a design tradeoff
between total capacitance and power efficiency, illustrated by the constant ripple
curves in Figure 2.15. For each curve, Ctotai is varied and the value for a also varies
in order to keep the output ripple the same. The lower left end of the curve is the
minimum capacitance point (where a = 2), which is equivalent to the minimum
ripple point on the constant total capacitance curve. The other end of the curve is
the maximum efficiency point, which is where Ca gets too small and Msat goes into
the triode region.
The efficiency is maximized when Ca is made as small as possible to minimize
bottom-plate losses. The maximum efficiency that can be achieved within the con-
straints previously discussed can be found from (2.14) using the minimum allowed
value of Ca from (2.11) to be
'0VOUt
i/max = (2.21)
2I Vdd +2p fclk(Camjn+ C9)V62
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FIGURE 2.15. Total capacitance vs. efficiency for fixed output ripple (I=5O MA).
On the constant total capacitance curve of Figure 2.11, this is where the ripple
rises sharply. On the constant ripple curve, this is where the curves bend sharply
to the right, as opposed to the smooth parabolic curves before the breakpoint. This
occurs because as you move up the curves in the figure,Cais getting smaller and the
minimum voltage at the drain ofMfis getting lower. When this voltage gets low
enough thatMbfgoes into the triode region, the amount of capacitance needed to
achieve the same low ripple greatly increases. In Figure 2.15, the top of the graph is
approximately where this breakpoint occurs. Typically, some safety margin would
be included in the design to ensure thatCawas not too small to avoid getting too
close to the breakpoint.32
Figure 2.15 shows that maximizing the efficiency unfortunately also maxi-
mizes the necessary total capacitance needed to achieve the desired ripple. The
total capacitance needed to achieve this maximum efficiency and provide the de-
sired output ripple, Ctotaimax is equal to2Camin +C + CO3and can be found using
(2.18). The result is shown in (2.22), where Gamin is the minimum allowed value for
Cafrom (2.11).
0.69I
(2.22) Ctotaimax = 2Cam+ 2322
f3r0fl(3) rO(Mbf) Camin Vout
The total capacitance is minimized when a is equal to 2. Solving (2.20) with
a equal to 2, the minimum total capacitance needed to achieve the desired ripple is
found to be
0.69 x 27I
. (2.23) Ctotaimtn(162fk rOfl(M3)rO(MbUf)
Minimizing the total capacitance also minimizes the efficiency because it
maximizes the size ofCa.The maximum value for Cais equal to This sets
the efficiency for the case where the minimum amount of capacitance is used to
achieve a given ripple to be
Tlmin =
10VOUt
( Ctotai+c9)v2 2IoVdd+2pfdk 6 dd
(2.24)
The constant ripple curves in Figure 2.15 are very steep near the minimum
total capacitance point. This means that using a little more capacitance than nec-
essary can significantly improve power efficiency for a given ripple, but the more
capacitance is added, the less the efficiency improves. The best tradeoff between
efficiency and total capacitance is not easily determined, and will vary according to
the application the charge pump is designed for. Although there is no easy way to
determine the "sweet spot" in the design curve, the end points of the curve (mini-
mum and maximum capacitance and efficiency) can be easily determined. Between33
the two extremes, the designer can trade total capacitance for power efficiency to
find the best design for the needed application.
2.4. DOUBLE CASCODE CHARGE PUMP
A proposed new charge pump circuit that further improves the area efficiency
of a charge pump is shown in Figure2.16.This circuit includes two cascoded buffer
transistors, a third charge pump and an additional output capacitor. Charge pump
1 provides a bias voltage of2Vddto M11. Charge pump2provides a lower gate
voltage for transistorM12in order to bias it in the saturation region. Charge
pump 3 provides the load current.
Charge Pump
Vbiasi
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Cg1I1
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Vbias2
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Cg2I___
vout
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FIGURE 2.16. Double cascode charge pump.
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2.4.1. Second Gate Biasing Circuit
The circuit used for biasing the gate ofM12is shown in Figure 2.17. This
circuit is similar to the modified conventional 2-capacitor charge pump shown in
Figure 2.10, with the addition of two capacitors, C and C from nodesV2andVh2
to ground. This circuit works as follows: when capacitorC92is charged toVdd,C
is also charged toVdd.When the clock qrises toVdd,some of the charge inC92
is shared with Ci,,, causing the output voltage to be less than2Vdd.When qdrops
to zero, the additional charge stored in C, goes back into C92. This is important
because it allows a voltage lower than 2Vdd to be provided without any additional
power loss due to the extra capacitors. The bias voltageVbjas2should be no higher
than 2Vdd Veff(Mbflfl)in order to biasMbf2in the saturation region.
Vbias2J
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FIGURE 2.17. Conventional charge pump with added capacitors to obtain the
second bias voltage.
The output voltage of this biasing charge pump is controlled by the size of
C, (and C) and is given by (2.25).
C92
Vbias2= Vdd(i+
Cg2 +c)
(2.25)35
The advantage of this type of bias circuit is that the only additional power
loss is due to the bottom-plate parasitics of C92 and Ch2.
2.4.2. Non-filtering Case
The small-signal equivalent circuit for this new charge pump can be found in
the same manner as the single cascode charge pump circuit and is shown in Figure
2.18 (see Appendix E). It is similar to the single cascode equivalent circuit, but it
includes an additional attenuation of the intrinsic gain of Mf2 and another filter
branch consisting of a resistor, R, and a capacitor, C, where
R = To(Mbuf2) gm(Mbfl) To(Mbufl)
,and (2.26)
Co2 C = . (2.27)
gm(Mbfl) rO(Mbfl) gm(Mbf2)rO(Mbf2)
In order for the third branch to filter effectively, the corner frequency,
2 02must be less than twice the clock frequency.
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FIGURE 2.18. Small-signal equivalent circuit of new charge pump.
If the on-resistance of the p-channel switches in charge pump 3 is small, the
10 ripple at the drain ofMbfwill be2fCk(CU+C)as given by (2.2). If a small amountof capacitance is used, so that no filtering occurs, the ripple at the output is reduced
by the product of the intrinsic gains of M11 and Mbf2. The ripple at the output,
for a double cascode charge pump with no filtering is easily determined to
be
LWaut =
10
2fclk gm(Mbfl) rO(MbUfl) gm(Mbf2) ro(Mbf2)(Ca + C)
(2.28)
In the design of a double cascode charge pump, ifC01and CO2 are too small to
provide any filtering, they should be only large enough to filter out glitches coming
from the biasing charge pumps, Ca should be the minimum amount required to keep
in saturation given by (2.11), and C should be made large enough to achieve
the desired output ripple. Making Ca as small as possible minimizes the loss due
to the bottom-plate parasitics, and thus maximizes the power efficiency. Cascoding
more buffer transistors would not change the optimum capacitor distribution in the
non-filtering case, as any additional output capacitors should only be made large
enough to filter out glitches.
2.4.3. Filtering Case
Treating the three filter branches as separate single-pole filters and assuming
that the corner frequencies of all of the branches are well below (2f1k), an approxi-
mation for the ripple at the output for the filtering case can be found. The result of
this approximation is similar to that of the single cascode charge pump an is shown
in (2.29).
LV0t = ()zv
64ir3 fclkTon(M3) r0(M511) r0(Mb12) Ca CC01CO2
(2.29)
After replacing LV and simplifying, an equivalent expression for the ripple
is derived, shown in (2.30).37
10
/:1Vout= 4
. (2.30)
64irf1kT(M3)rO(Mbfl)To(Mbf2)CaCCoi CO2
The charge pump used to bias the gate of the second buffer transistor intro-
duces additional bottom-plate losses, but because the capacitors used in this charge
pump are small compared toCaand Cb, this power loss may be tolerable. The
power efficiency of the double cascode charge pump is described by
IoV0
231
210 Vdd +2fclk(Ca+C91+C92)v
'
where V0,is now equal to2VddVT Veff(M5u11) Veff(Mbuf2).
The second buffer transistor lowers the average output voltage by another
Veff,which leads to a lower power efficiency.
If a large amount of capacitance is used, the minimum ripple that can be
provided by a given total capacitance is achieved when2CaC =Coi=CO2,
similar to the single cascode charge pump.If more stages are added, all of the
capacitors should be equal, except for Ca, which should be half as large, because
two are required but only one is connected at any given time.
The design tradeoffs of the double cascode charge pump are similar to the
single cascode, where making2Ca< C =C01=CO2will improve the power
efficiency of the charge pump, but also increase the amount of capacitance needed
to achieve the desired output ripple. Notice that the minimum ripple point is now
inversely proportional to the productfkCtai, meaning that only a 20% increase
in eitherf1korCtotajwill cut the minimum ripple in half.
2.5. IMPLEMENTATION
In order to compare the performance of the three charge pumps, an imple-
mentation was designed and simulated for a 0.35-micron CMOS process. The im-plementation included a conventional charge pump, a single cascode charge pump,
and a double cascode charge pump. The layout of this implementation is shown in
Figure 2.19. The conventional charge pump is located at the top, with the single
cascode charge pump and double cascode charge pump below. The bottom section
contains the load resistors, some control logic and a source follower output buffer.
The source follower is connected between the charge pump output and the output
pad to ensure that the pad capacitance will not affect the operation of the circuit.
FIGURE 2.19. Layout of implementation.All of the charge pumps were designed to boost a 1.65-volt supply to 2.3 volts
and provide 100 pA of load current using a 10 MHz clock. The conventional charge
pump was designed to maximize the power efficiency using 150 pF of capacitance.
The single cascode charge pump was designed to have a slightly smaller chip area
and provide a much smaller output ripple. The single cascode charge pump was
also designed for maximum power efficiency. The chip areas of these two charge
pumps were made to be similar in order to show that the single cascode charge
pump could achieve a much smaller output ripple using about the same chip area
as the conventional charge pump.
The double cascode charge pump was designed to provide about the same
output ripple as the single cascode charge pump. This was done in order to verify
that the double cascode charge pump could provide an output ripple similar to
that of the single cascode charge pump using less capacitance, and therefore less
chip area. The double cascode charge pump was also designed for maximum power
efficiency.
The conventional charge pump had a chip area of 0.040mm2,including a
total capacitance of 150 pF, and provided an output ripple of 20 mV. The single
cascode charge pump had a chip area of 0.034mm2,including a total capacitance of
108 pF, and provided an output ripple of 140 aV. The double cascode charge pump
had a chip area of 0.024mm2,including a total capacitance of 58 pF, and provided
an output ripple of 180 'iV.
To provide the two clock phases, each charge pump included a non-
overlapping clock generator circuit which was connected to the reference clock by
a switch. The chip areas given do not include the non-overlapping clock generator
circuits. Each clock generator circuit had a chip area of about 0.002 mm2. The total40
capacitance numbers were calculated assuming a typical oxide capacitance of 5 fTF
pertin2.
2.6. CONCLUSION
Figure 2.20 shows a plot of output ripple vs. efficiency for all three charge
pumps where no filtering is used. This shows that as buffer transistors are added
to the circuit, the maximum efficiency decreases, but the ripple gets much smaller
by the intrinsic transistor gain for each stage that is added, regardless of the total
capacitance or clock frequency that is used.
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FIGURE 2.20. Efficiency vs. ripple for different charge pump circuits with no
filtering (I=100 A, Ctotai=30 pF).41
The relationship between output ripple and efficiency for the case where
filtering is used is shown in Figure 2.21.For the filtering case, the difference in
minimum ripple for the three charge pumps is much larger, and is dependent on
how much total capacitance is used.If more capacitance were used, the curves
would be farther apart, and if less capacitance were used, the curves would be closer
together.
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FIGURE 2.21. Efficiency vs. ripple for different charge pump circuits with filtering
(I1OO pA,CtotailOO pF).
For the filtering case, a large output resistance is desired, which unfortunately
also increases the headroom loss. Headroom losses limit the number of cascodes that
can be used, but in the non-filtering case, the buffer transistors can be made wider
to increase the intrinsic gain and reduce the headroom loss.Making the buffer42
transistors wider helps as long as the transistors are not too wide. The gate-to-
drain parasitic capacitances of the buffer transistors allow some of the ripple at the
drain to couple into the gete, and then to the output through the source follower.
This effect can significantly increase the output ripple from what is expected if the
buffer transistors are very wide.
The simulation results show that for a similar chip area, the conventional
charge pump has a much larger output ripple than the single cascode and double
cascode charge pumps. Also, the double cascode charge pump uses less chip area
than the single cascode charge pump to achieve a similar output ripple.
This new charge pump circuit is more area-efficient than the single cascode
charge pump, at a price of reduced headroom and additional bottom-plate losses
due to the second biasing circuit. The size of ripple that can be tolerated seems to
be the most important factor in determining which charge pump to use for a given
application. For example, if power efficiency is the biggest concern and a larger
output ripple can be tolerated, a single cascode or even a conventional charge pump
would be the best choice. This circuit would be especially useful for applications
where power efficiency is not critical and a very low output ripple is desired.43
3. SUMMARY
The basic operation of the conventional charge pump, the single cascode
charge pump and the double cascode charge pump were described in detail. The
important issues of output ripple, power efficiency and area efficiency were dis-
cussed. A method of estimating the output ripple of a charge pump given the size
of the capacitors used was presented. Power efficiency theory for charge pumps was
discussed.
The optimal distribution of available capacitance for minimizing output rip-
ple or maximizing power efficiency was derived. The possible design tradeoffs be-
tween output ripple, power efficiency and area efficiency were outlined.
Techniques for improving the area efficiency of a charge pump were presented.
A new area-efficient charge pump circuit was proposed that uses two cascoded buffer
transistors to achieve a very low output ripple.The improvements involved in
the double cascode charge pump included using the on resistance of the p-channel
switches for additional filtering of the ripple, the development of a biasing charge
pump circuit that is less sensitive to clocking glitches than the conventional charge
pump circuit, and the introduction of a biasing charge pump circuit to provide a
stable voltage of less than twice the supply voltage to the gate of the second buffer
transistor. The double cascode charge pump is more area-efficient than the single
cascode charge pump, at the cost of a reduced output voltage and a small amount
of additional power loss.
The simulation results for an implementation that included one of each of
the three types of charge pump circuits verified the improved area efficiency of the
double cascode charge pump circuit. All of the charge pumps boosted a 1.65-volt44
supply to around 2.3 volts, and provided 100 pA of load current with a 10 MHz
clock frequency.45
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APPENDICESAPPENDIX A.
In this appendix, the minimum output voltage for a conventional 2-capacitor
charge pump is derived using top-plate charge conservation.
The output of a conventional charge pump is shown in Figure 2.3. At the
bottom of the ramp, the charge stored in C, Q, can be expressed as
Q= Cx Viow
During the clock phase that is just ending, Ca was charged to Vdd.The
charge added when the bottom plate of Ca is boosted from ground to Vdd,Qa, can
be expressed as
QaCaVdd.
Immediately after Ca is connected to C, the charge stored in C, Qx2,can
be expressed as
Qx2 = C Vh9h
The charge storedflCa at this time, Qa2, can be found to be
Qa2 = Ca( VhighVdd)
Charge conservation requires that the total charge held by Ca and C must
remain the same after Ca is connected to C. Thus,
Qa+QxQa2+Qx2.
Substituting for Qa, Qa2, Q, and Qx2, and simplifying the result leads toCVjw=(Ca+Cx)Vhigh.
The slope of the output ramp is equal to The output slopes down (C+C0)
for half of a clock period, so
10
Vh9h=Viow +
2fclk(Ca + C)
Combining the previous two equations, it can be shown that
'0 CV10 = (Ca + C)V10 +
2f
2Ca Vdd.
Simplifying this equation leads to the result that
V02Vdd
10
2fclk Ca
Note that this result is independent of the size of capacitor C. This means
that the reduction of the output ripple due to C is achieved by lowering the maxi-
mum output voltage, and not by raising the minimum output voltage.50
In this appendix, the power efficiency equations for the charge pumps are
derived. The efficiency of a charge pump is defined as the power delivered to the
load divided by the total power dissipated. The power delivered to the load is equal
to the average output voltage, V, times the load current,10.
In order to calculate the total dissipated power, both theVddsupply and the
clock supplies must be considered. For this example, the clocks are assumed to be
ideal voltage sources.
The power supplied by the clocks (ignoring parasitics) is equal to10Vddwhen
the clock signal is "high" because the load current flows out of this source through
the charge pump capacitor to the load. When the clock signal is "low", the power
supplied is zero. There are two clocks, but only one is "high" at a time, the average
power delivered by the clocks,Pcjk= 1Vdd.
To calculate the power supplied byVdd,the charging of a capacitor through
a resistance, shown in Figure B.1, must be considered, where u(t) is a unit-step
occuring at time t=0.
Vddu(t)
FIGURE B.1. Charging of capacitor CatoVddthrough resistor R.51
The voltage V is equal toVdd2fCaat time t = 0 (whereCais disconnected
from the load and connected toVddthrough resistorR).This is the case because
whenCais disconnected from the load, the voltage across it has dropped by
(see Appendix A).
The energy needed by capacitorCato charge it from V toVdd,E0, canbe
found to be
ECa= CaVdd (2fCa)
This can be rewritten as
10Vdd
ECa
Jclk
Because half of the energy provided byVddis lost through the resistorR,the
energy supplied per half clock period,Evdd,can be found to be
10Vdd
Evdd
bfcjk
making the average power,PVddequal to
Pvdd=2fcLkEvdd=IoVdd.
Notice that this power loss is independent of the resistanceR.
The only other source of power loss is the charging of the bottom-plate par-
asitic capacitance toVddtwice every clock period. The energy needed to charge the
parasitic capacitor C7, toVddby an inverter is equal to C, Vj. Because the capacitor
is charged toVddtwice every clock cycle, the power dissipated,'jar=2fclkC
The total power loss is then equal toPc1k+PVdd+PT,ar=2I Vdd+2fclkCVh.
The power eficiency can be expressed as52
10Votit
'2IOVdd+2fdkCpV
Adding an output capacitor does not change the power dissipated because
the charge drained from Caduring every clock cycle remains the same. Adding
additional stages also has no effect on the total power lost with the exception of
additional bottom-plate parasitic losses, but the power provided to the load is lower
for the single and double cascoded charge pumps.53
APPENDIX C.
In this appendix, the factor used to estimate the difference between filtering
a sawtooth waveform and a sinusoid is calculated. Determining the exact amplitude
of the ripple of a charge pump that uses lowpass filtering can be difficult because
the initial waveform at the input of the filter branches is a sawtooth function like
the one shown in Figure 2.2. If the initial waveform was a sinusoid, each filter would
have a linear effect, assuming the corner frequencies are small enough.
The sawtooth waveform has frequency components at all multiples of (2flk).
If this waveform passes through a single-pole lowpass filter with a very low corner
frequency, the higher harmonics are attenuated more than the lower ones.If the
sawtooth function passes through many single-pole lowpass filters, only the funda-
mental will have a significant magnitude.
Using Fourier series, a sawtooth waveform with peak-to-peak amplitude of 1
can be expressed as
w(t)= sin(n(2irfC(k)t).
n
The fundamental is equal tosin((2irfjk)t),and has a peak-to-peak am-
plitude of .Thus, if this waveform was filtered by a large number of single-pole
filters, so that only the fundamental was left, the peak-to-peak amplitude would be
equal totimes what it would be if the original waveform was a sinewave with
peak-to-peak amplitude 1 and frequency (2fClk).
If the sawtooth waveform is filtered by one single-pole lowpass filter, it is very
difficult to find an expression for the difference in amplitude caused by the greater
filtering of the higher harmonics. To estimate what the difference is, this situation
was simulated in HSPICE. A sawtooth waveform of amplitude 1 was filtered by a54
single-pole filter with a very low corner frequency. A sinusoid with a frequency equal
to the fundamental of the sawtooth waveform was filtered by the same filter and the
amplitudes of the filtered waveforms were compared. The sawtooth waveform had
an amplitude that was about 0.83 times the amplitude of the sinusoid.
A similar simulation was done for two single-pole filters, and the resultwas
a factor of about 0.69. For three or more single-pole filters, this factor gets close to
which is about 0.64.55
APPENDIX D.
In this appendix, the optimal capacitance ratios for maximizing the product
of a group of capacitors with the total capacitance fixed is derived. The following
proof is valid for all possible sum constraints for any number of capacitors.
For this example, Ctotaj is fixed, and is equal to a weighted sum of n capaci-
tors, meaning that
Ctotai.
Ctotai = a1C1 + a2C2 + a3C3 ++ aC
It is desired to maximize the product function,f =C1C2C3 C for a fixed
From the first equation, it can be found that
c
Ctotaia1 C1a2C2a3C3 a_ C_1 n a
Using this result, the product function,f,can be expressed as shown in the
first two equations at the top of the next page.
To find a maximum or minumum for this equation, all of the partial deriva-
tives are found and set equal to zero. Taking the partial derivative, of f with respect
to C1 leads to the third equation below.
f =(C1C2C3...C1) x(Ctotai a1C1 a2C2 _an_iCn_i)
a
...)(C1CC3...C_1) f= -'-(C1C2C3.. Cn_i)Ctotai(C?C2C3ni a56
1C2C3C4"Cn_i)Ctotai-1(C1C2C3...C1)- 9C1 ak
(CC3C4. C_) =i(C2C3C4.
Setting that equal to zero and dividing by -(C2C3C4 C_1) leaves
Ciotat2a1C1a2C2a3C3 a_1C_1 = 0
or equivalently,
Ctotat = 2a1C1 + a2C2 +a3C3++ a_1C_1
Comparing this with the first equation leads to the result that a1C1 =
Taking the partial derivatives offwith respect to the other capacitors is
similar, and leads to the final result that the maximum (or minimum) offlies
where a1C1 = a2C2 =a3C3 ==
To find out if this point is a maximum or a minimum, the second partial
derivatives offare taken, for example
(C2C3C4. C_) <0.
Similarly, it can be shown that all of the second partial derivatives of f are
negative, indicating that the previous result is a maximum.
Using this result, it is easy to determine the optimal capacitor ratios for any
charge pump where the ripple is inversely proportional to the product of a number of
capacitors. This is the case for any charge pump where all branches act as filters. For
the conventional charge pump, the ripple is inversely proportional to the product
CaCx, and the fixed sum is equal to 2Ca+ C, so the ripple is minimized when57
2Ca= C. Similarly, for the single cascode charge pump, the ripple is minimized
when2Ca= = CO3and for the double cascode charge pump, the ripple is
minimized when2Ca= C =C01=Co2.APPENDIX E.
In this appendix, the small-signal equivalent circuits for single cascode and
double cascode charge pumps are derived from the simple small-signal models of
the buffer transistors. The derived circuits do not contain any dependent current
sources, making the behavior of the circuits more clear.
Derivation of the small-signal equivalent circuit for the single cascode charge
pump from the small-signal model shown in Figure E.l:
gmV2
vi
r0
FIGURE E.1. Small-signal model for a single buffer transistor and output capacitor.
Summing the currents leavingV2(in s domain) gives
sC0 V2+gmV2+ 0.
r0 r0
Multiplying byr0gives
sroCoV2+(gro+1)V2Vi=0.
Thus,59
V2_ 1 1 1
x
Vigmro+1+sr0Cogro+l1+
sr0C0
9m r0+1
Assuming thatgmTo>> 1,
V2 1 11+
9m
This is just an attenuation bygm r0followed by a first-order RC filter with
time constant .The impedance seen fromV1is equal to the voltage atV1divided
by the current through CO3which is equal tosC"V2 To+ so the resistor
must ber0and the capacitor For the complete small-signal equivalent circuit
shown in Figure 2.8, resistor Ton(M3) and capacitor C are added.
Derivation of the small-signal equivalent circuit for the double cascode charge
pump From the small-signal model shown in Figure E.2:
Summing the currents leavingV3(in s domain) gives
sCO2V3+g2V3+=O.
T02 T02
Multiplying byT02gives
Thus,
ST02 CO2 V3 ± (9m2 T02 + 1)V3V2 =0
V2=V3 (g2 T02+ 1+ Sr02 CO2)
Summing the currents leavingV2(in s domain) gives
sC01V2+gmiV2+ +sCO2 V3 =0.
T0 T0gm
vi
r02
FIGURE E.2. Small-signal model of two cascoded buffer transistors with two output
capacitors.
Multiplying byr01gives
Sr01 C01 V2 + (gi r01 + 1)V2V1 + sr01 CO2 V3 =0
Substitution forV2leads to the equations shown at the top of the next page.
These equations lead to the transfer function of the circuit shown in Figure E.2 (last
equation below).
(cmi r01+ 1 +sr01 Co1)(gm2 r0+ 1 +sr02CO2) V V1+sr01 CO2 V3= 0
V1= ((gi r01 +1)(g2 T02 +1) +s(r01 Coi(gm2 T02 +1) +r01 CO2 +
r02CO2(gmlr01 + 1)) + s2(r01 To2 C01 CO2))V361
Assuming gmi Toi >> 1 andm2 T02 >>1,
V1(gmi rol)(gm2 r02) + s(r01 Co1(gm2 r02) +r01CO2 + r02 CO2(gml r01)) +
s2(r01 r02 C01 CO2))V3
V1gmir0gro2(i+ s (+
CO2+ + s2
(Coi CO2
Ymigmi Ym2 T02 m2 / rni gm2I)
V3
V1
1
grni T01m2 T02
1
x
(1+(c+
Co2+c9i)+s2
(Coi CO2
9m1 9m1 9m2 To2 9m2 9m1 9m2
This is just an attenuation by gmi T01 gT02 followed by two RC branches.
For the filter shown in Figure E.3, the transfer function is
vout_ 1
Vj 1+s(RiC1+R1 C2+R2C2)+s2(RiR2 C1 C2)
IC1 IC2
FIGURE E.3. Second order RC lowpass filter.
By inspection, and noting that R1 must be T01, the other elements can be
determined to be:
Cl
01
rnl T01
Co2 C2-
9m1 T01 9m2 T02
R2 = T02(gml T01)62
For the complete small-signal equivalent circuit shown in Figure 2.18, resistor
r(M3) and capacitor C, are added.